High-level Synthesis Methods on FPGA-s

Semester
First semester: PPCU, Budapest
Credit
5
Class Type
Lab, Lecture
Type of the exam
Oral Exam
Prerequisites (if exist)
Dr. Zoltán Nagy, FPGA-based Algorithm Design
Lecturer
Dr. Zoltán Nagy, associate professor, PhD
Hours per week
2/2

Content

Summary of the course:

Digital circuits are traditionally designed using specialized hardware description languages like VHDL and Verilog in the Register Transfer Level (RTL). The increasing complexity of today digital systems requires more efficient and flexible design methodologies. High Level Synthesis (HLS) methods are an active research area since 1980s and finally matured to use in industrial applications. Unlike traditional VHDL based design flows the input of a HLS synthesis system is a standard ANSI C/C++ description and the structure of the synthesized architecture can be defined using compiler directives. By changing the directives less design effort and much shorter time is required to generate several different architectures for the same algorithm. Area, speed, power dissipation, memory bandwidth parameters of the different solutions can be compared during design space exploration and the best one can be selected for a particular implementation.

The aim of the course is to give an insight to modern HLS design methodologies and systems. Students will gain experience in designing, simulating, and optimizing of algorithms and creating digital circuits using HLS system.

  1. Introduction to HLS flow, binding, allocation, scheduling, control path generation
  2. Overview of field programmable system-on-chip (SoC) architectures, the Xilinx Zynq architecture
  3. Modeling arbitrary width data types in C/C++
  4. The ARM AMBA AXI-4 bus system
  5. Simulation, on-chip verification
  6. Interface synthesis, interface types, control signals
  7. Synthesis of arrays, array transformations, handling dependencies
  8. Synthesis of loops I: Pipelining
  9. Synthesis of loops II: Unrolling
  10. Synthesis of functions, hierarchical designs
  11. AXI DMA infrastructure IP cores
  12. Hardware / Software partitioning
  13. Case study I: Image processing system
  14. Case study II: Smith-Waterman algorithm
  15. Case study III: Solving partial differential equations

 

Required reading

Michael Fingeroff, “High-Level Synthesis Blue Book”, Xlibris, 2010

Philippe Coussy, Adam Morawiec, “High-Level Synthesis: from Algorithm to Digital Circuit”, Springer, 2008

Louise Crockett, Ross Elliot, Martin Enderwitz, Bob Stewart, David Northcote, “The Zynq Book Tutorials for Zybo and ZedBoard”, Strathclyde Academic Media, 2015

Xilinx Vivado Design Suite User Guide: High-Level Synthesis

Xilinx Vivado Design Suite Tutorial: High-Level Synthesis

Recommended reading

Raul Camposano and Wayne Wolf, eds., “High-Level VLSI Synthesis”, Springer, 1991.

Sumit Gupta, Rajesh Gupta, Nikil D. Dutt, Alexandru Nicolau, “SPARK: A Parallelizing Approach to the High-Level Synthesis of Digital Circuits”, Springer, 2004.

Additional lecturers, if exist(name, position, degree): Dr. András Kiss, senior lecturer, PhD

We are using cookies to give you the best experience. You can find out more about which cookies we are using or switch them off in privacy settings.
AcceptPrivacy Settings

GDPR